bluespec.com Forum Index bluespec.com
Bluespec Forums
 
 FAQFAQ   SearchSearch   MemberlistMemberlist   UsergroupsUsergroups   RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

Issue: unsupported parameter value in BRAM2.v

 
Post new topic   Reply to topic    bluespec.com Forum Index -> Tools: BSC (Bluespec Compiler)
View previous topic :: View next topic  
Author Message
hwang



Joined: 20 Nov 2011
Posts: 4

PostPosted: Fri Jan 09, 2015 6:24 pm    Post subject: Issue: unsupported parameter value in BRAM2.v Reply with quote

Dear bluespec support,

I encountered the following error when using $(BLUESPECDIR)/lib/Verilog.Quartus/BRAM2.v

Symptom:
=======
Quartus failed to elaborate design entity BRAM2 due to invalid parameter setting.

Possible cause:
==========
Following parameter settings in $(BLUESPECDIR)/lib/Verilog.Quartus/BRAM2.v are invalid:
read_during_write_mode_port_a = "OLD_DATA"
read_during_write_mode_port_b = "OLD_DATA"

Work around:
========
Set parameters to "NEW_DATA_NO_NBE_READ"
read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ"
read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ"

Environment:
==========
- bluespec compiler 2014.07A
- Altera Quartus Version 14.0.0 Build 200 06/17/2014 SJ Full Version

Error Message:
==========
Info (12128): Elaborating entity "BRAM2" for hierarchy "mkPcieTracer:host_pciehost_traceif|BRAM2:fromPcieTraceBram_memory"
Warning (10036): Verilog HDL or VHDL warning at BRAM2.v(64): object "RENA" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "mkPcieTracer:host_pciehost_traceif|BRAM2:fromPcieTraceBram_memory|altsyncram:RAM"
Info (12130): Elaborated megafunction instantiation "mkPcieTracer:host_pciehost_traceif|BRAM2:fromPcieTraceBram_memory|altsyncram:RAM"
Info (12133): Instantiated megafunction "mkPcieTracer:host_pciehost_traceif|BRAM2:fromPcieTraceBram_memory|altsyncram:RAM" with the following parameter:
Info (12134): Parameter "width_a" = "00000000000000000000000011000000"
Info (12134): Parameter "widthad_a" = "00000000000000000000000000001011"
Info (12134): Parameter "numwords_a" = "100000000000"
Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
Info (12134): Parameter "address_aclr_a" = "NONE"
Info (12134): Parameter "outdata_aclr_a" = "NONE"
Info (12134): Parameter "indata_aclr_a" = "NONE"
Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12134): Parameter "byteena_aclr_a" = "NONE"
Info (12134): Parameter "width_byteena_a" = "1"
Info (12134): Parameter "width_b" = "00000000000000000000000011000000"
Info (12134): Parameter "widthad_b" = "00000000000000000000000000001011"
Info (12134): Parameter "numwords_b" = "100000000000"
Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
Info (12134): Parameter "address_reg_b" = "CLOCK1"
Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
Info (12134): Parameter "outdata_aclr_b" = "NONE"
Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
Info (12134): Parameter "indata_reg_b" = "CLOCK1"
Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
Info (12134): Parameter "indata_aclr_b" = "NONE"
Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12134): Parameter "address_aclr_b" = "NONE"
Info (12134): Parameter "byteena_aclr_b" = "NONE"
Info (12134): Parameter "width_byteena_b" = "1"
Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
Info (12134): Parameter "enable_ecc" = "FALSE"
Info (12134): Parameter "width_eccstatus" = "3"
Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
Info (12134): Parameter "byte_size" = "8"
Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Info (12134): Parameter "ram_block_type" = "AUTO"
Info (12134): Parameter "init_file" = "UNUSED"
Info (12134): Parameter "init_file_layout" = "UNUSED"
Info (12134): Parameter "maximum_depth" = "100000000000"
Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12134): Parameter "implement_in_les" = "OFF"
Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hk94.tdf
Info (12023): Found entity 1: altsyncram_hk94
Info (12128): Elaborating entity "altsyncram_hk94" for hierarchy "mkPcieTracer:host_pciehost_traceif|BRAM2:fromPcieTraceBram_memory|altsyncram:RAM|altsyncram_hk94:auto_generated"
Error (14000): WYSIWYG RAM primitive "ram_block1a0" in operation mode "bidir_dual_port" uses an unsupported value for parameter "port_a_read_during_write_mode" File: /home/hwang/connectal/examples/simple/de5/db/altsyncram_hk94.tdf Line: 44
Error (14000): WYSIWYG RAM primitive "ram_block1a0" in operation mode "bidir_dual_port" uses an unsupported value for parameter "port_b_read_during_write_mode" File: /home/hwang/connectal/examples/simple/de5/db/altsyncram_hk94.tdf Line: 44
Error (14000): WYSIWYG RAM primitive "ram_block1a1" in operation mode "bidir_dual_port" uses an unsupported value for parameter "port_a_read_during_write_mode" File: /home/hwang/connectal/examples/simple/de5/db/altsyncram_hk94.tdf Line: 79
Error (14000): WYSIWYG RAM primitive "ram_block1a1" in operation mode "bidir_dual_port" uses an unsupported value for parameter "port_b_read_during_write_mode" File: /home/hwang/connectal/examples/simple/de5/db/altsyncram_hk94.tdf Line: 79
Error (14000): WYSIWYG RAM primitive "ram_block1a2" in operation mode "bidir_dual_port" uses an unsupported value for parameter "port_a_read_during_write_mode" File: /home/hwang/connectal/examples/simple/de5/db/altsyncram_hk94.tdf Line: 114
Error (14000): WYSIWYG RAM primitive "ram_block1a2" in operation mode "bidir_dual_port" uses an unsupported value for parameter "port_b_read_during_write_mode" File: /home/hwang/connectal/examples/simple/de5/db/altsyncram_hk94.tdf Line: 114
Back to top
View user's profile Send private message
rahulb



Joined: 08 Jul 2014
Posts: 3

PostPosted: Fri May 27, 2016 3:35 pm    Post subject: Reply with quote

I am facing the same problem. Has anyone found the solution yet?
Back to top
View user's profile Send private message
Display posts from previous:   
Post new topic   Reply to topic    bluespec.com Forum Index -> Tools: BSC (Bluespec Compiler) All times are GMT - 4 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You can attach files in this forum
You can download files in this forum
bluespec.com topic RSS feed 


Powered by phpBB © 2001, 2005 phpBB Group
Protected by Anti-Spam ACP