bluespec.com Forum Index bluespec.com
Bluespec Forums
 
 FAQFAQ   SearchSearch   MemberlistMemberlist   UsergroupsUsergroups   RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 

where to find CISSR detail documentation?

 
Post new topic   Reply to topic    bluespec.com Forum Index -> Bluespec SystemVerilog (BSV) Documents, Examples and Technical White Papers
View previous topic :: View next topic  
Author Message
seeker_123



Joined: 26 Sep 2013
Posts: 8

PostPosted: Mon Jul 18, 2016 7:39 am    Post subject: where to find CISSR detail documentation? Reply with quote

hello,
I was looking for simulator for simulation of RISC V core. What I found is one of the simulator which I can use is CISSR. But I am not getting any information on CISSR and why I should prefer it over others like spike or qemu.
If you can help me to find out the documentation or any other help will greatful.

Thanks
Back to top
View user's profile Send private message
nikhil
Site Admin


Joined: 23 Jul 2007
Posts: 14
Location: Waltham, MA

PostPosted: Mon Jul 18, 2016 5:44 pm    Post subject: Reply with quote

We've been using Cissr internally (inside Bluespec, Inc.) as an ISS
for RISC-V, primarily as a "tandem verifier", i.e., it continually
verifies that our hardware implementations of RISC-V are working
correctly by comparing changes to RISC-V architectural state. It
supports RV32 and RV64, I, M, and FD, and User, Supervisor and Machine
privilege levels.

Comparing Cissr to Spike and Qemu:
- Spike is the single de facto "golden model" for RISC-V, i.e., it is
universally regarded as "the actual spec of RISC-V".

- Spike and Qemu have been optimized a lot for speed. Cissr is fast
(you can boot Linux in a few seconds), but is not as fast as
either Spike or Qemu.

- Cissr is probably the easiest to read and modify, if someone wants
to play with alternatives, variations and extensions. Spike is
heavily table driven, and constructs the program from many small
distributed snippets, whereas Cissr is just a single,
straightforward, C program, with very obvious ISS structure.

- Cissr is driven by an API designed for tandem verification (although
it can run standalone) and GDB, i.e., it can easily be
single-stepped, and can compare changes to architectural state
against changes reported by an implementation.

We have no plans of making Cissr into a standalone product, so if
there is external interest we'd be happy to open-source it on GitHub.
Let me know if you are interested (since it needs a bit of work for me
to package it in that way).
Back to top
View user's profile Send private message AIM Address
Display posts from previous:   
Post new topic   Reply to topic    bluespec.com Forum Index -> Bluespec SystemVerilog (BSV) Documents, Examples and Technical White Papers All times are GMT - 4 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You cannot attach files in this forum
You can download files in this forum
bluespec.com topic RSS feed 


Powered by phpBB © 2001, 2005 phpBB Group
Protected by Anti-Spam ACP